Article

Dynamic frequency and voltage control for a multiple clock domain microarchitecture

Authors:

David H. Albonesi,

Steven G. Dropsho,

Grigorios Magklis,

Sandhya Dwarkadas,

Michael L. ScottAuthors Info & Claims

MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture

Pages 356 - 367

Published: 18 November 2002 Publication History

Publisher Site Get Access

Abstract

We describe the design, analysis, and performance of an on--line algorithm to dynamically control the frequency/voltage of a Multiple Clock Domain (MCD) microarchitecture. The MCD microarchitecture allows the frequency/voltage of microprocessor regions to be adjusted independently and dynamically, allowing energy savings when the frequency of some regions can be reduced without significantly impacting performance.Our algorithm achieves on average a 19.0% reduction in Energy Per Instruction (EPI), a 3.2% increase in Cycles Per Instruction (CPI), a 16.7% improvement in Energy--Delay Product, and a Power Savings to Performance Degradation ratio of 4.6. Traditional frequency/voltage scaling techniques which apply reductions globally to a fully synchronous processor achieve a Power Savings to Performance Degradation ratio of only 2--3. Our Energy--Delay Product improvement is 85.5% of what has been achieved using an off--line algorithm. These results were achieved using a broad range of applications from the MediaBench, Olden, and Spec2000 benchmark suites using an algorithm we show to require minimal hardware resources.

References

[1]

D. W. Bailey and B. J, Benschneider. Clocking Design and Analysis for a 600-MHz Alpha Microprocessor. Journal of Solid-State Circuits, 36(11): 1627--1633, Nov. 1998.]]

[2]

D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000.]]

Digital Library

[3]

D. Burger and T. Austin. The Simplescalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, Wisconsin, June 1997.]]

Digital Library

[4]

A. Buyuktosunoglu, D. H. Albonesi, S. E. Schuster, D. M. Brooks, P. Bose, and P. W. Cook. Power Efficient Issue Queue Design. In Power Aware Computing, pages 37--60. Kluwer Academic Publishers, 2002.]]

[5]

T. Chelcea and S. M. Nowick. A Low-Latency FIFO for Mixed-Clock Systems. In IEEE Computer Society Annual Workshop on VLSI (WVLSI), Orlando, Florida, Apr. 2000.]]

Digital Library

[6]

T. Chelcea and S. M. Nowick. Low-Latency Asynchronous FIFO's Using Token Rings. In Proceedings of the 6th IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems (Async-00), Eilat, Israel, Apr. 2000.]]

Digital Library

[7]

L. T. Clark. Circuit Design of XScale™ Microprocessors. In 2001 Symposium on VLSI Circuits, Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits. IEEE Solid-State Circuits Society, June 2001.]]

[8]

I. Corp. Intel Pentium 4 Processor. http://www.intel.com/products/desk_lap/processors/desktop/pentium4/, 2002.]]

[9]

M. Fleischmann. Longrun™ power management. Technical report, Transmeta Corp., Jan. 2001.]]

[10]

K. Govil, E. Chan, and H. Wasserman. Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. In Proceedings of 1st ACM International Conference on Mobile Computing and Networking. ACM, 1995.]]

Digital Library

[11]

V. Gutnik. Personal communication, May 2002.]]

[12]

V. Gutnik and A. Chandrakasan. Active GHz Clock Network using Distributed PLLs. In IEEE Journal of Solid-State Circuits, pages 1153--1559, Nov. 2000.]]

[13]

C. Hsu and U. Kremer. Compiler--Directed Dynamic Voltage Scaling Based on Program Regions. Technical Report DCSTR-461, Rutgers University, Nov. 2001.]]

[14]

C. Hsu, U. Kremer, and M. Hsiao. Compiler-Directed Dynamic Frequency and Voltage Scaling. In Proceedings of the Workshop on Power-Aware Computer Systems, in conjunction with the 9th International Conference on Architectural" Support for Programming Languages and Operating Systems (ASPLOS-IX), Nov. 2000.]]

Digital Library

[15]

A. Iyer and D. Marculescu. Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors. In Proceedings of the 29th International Symposium on Computer Architecture (ISCA), Anchorage, Alaska, May 2002.]]

Digital Library

[16]

K. Jensen. Envelope Model of Isolated Musical Sounds. In Proceedings of the 2nd COST G-6 Workshop on Digital Audio Effects (DAFx99), Dec. 1999.]]

[17]

M. K., P. Stenstr�m, and M. Dubois. The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture, pages 223--232. IEEE Computer Society, Feb. 2002.]]

Digital Library

[18]

R. E. Kessler, E. McLellan, and D. Webb. Circuit Implementation of a 600 MHz Superscalar RISC Microprocessor. In Proceedings of the International Conference on Computer Design, Austin, Texas, Oct. 1998. IEEE Computer Society.]]

Digital Library

[19]

D. Matzke. Will Physical Scalability Sabotage Performance Gains? IEEE Computer, 30(9):37--39, Sept. 1997.]]

Digital Library

[20]

P. Pillai and K. G. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In 18th ACM Symposium on Operating Systems Principles, 2001.]]

Digital Library

[21]

R. Ronen. Power: The Next Frontier. In Proceedings of the Workshop on Power-Aware Computing Systems, in conjunction with the 8th International Symposium on High Performance Computer Architecture (HPCA-8), Feb. 2002. Keynote Address.]]

[22]

G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott. Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture, pages 29--40. IEEE Computer Society, Feb. 2002.]]

Digital Library

[23]

A. E. Sjogren and C. J. Myers. Interfacing Synchronous and Asynchronous Modules Within A High-Speed Pipeline. In Proceedings of the 17th Conference on Advanced Research in VLSI, pages 47--61, Ann Arbor, Michigan, Sept. 1997.]]

Digital Library

[24]

S. Tam, S. Rusu, U. Desai, R. Kim, J. Zhang, and I. Young. Clock Generation and Distribution for the First IA-64 Microprocessor. IEEE Journal of Solid State Circuits, 35(11): 1545--1552, Nov. 2000.]]

[25]

TSMC Corp. TSMC Technology Roadmap. http://www.tsmc.com, July 2001.]]

[26]

M. Weiser, A. Demers, B. Welch, and S. Shenker. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation, pages 13--23, Monterey, CA, Nov. 1994. USENIX Assoc.]]

Digital Library

[27]

R. Zimmermann. Computer Arithmetic: Principles, Architectures, and VLSI Design. Personal publication (http://www.iis.ee.ethz.ch/~zimmi/publications/comp_arith_notes.ps.gz), Mar. 1999.]]

Cited By

Wu HWang TYuan ZPeng CLi ZTan ZDing BLi XLi YLiu JLu SVan der Merwe KGreenstein BSrinivasan K(2017)The Tick Programmable Low-Latency SDR SystemProceedings of the 23rd Annual International Conference on Mobile Computing and Networking10.1145/3117811.3117834(101-113)Online publication date: 4-Oct-2017
https://dl.acm.org/doi/10.1145/3117811.3117834
Huang WWang ZDong MQian Z(2016)A Two-Tier Energy-Aware Resource Management for Virtualized Cloud Computing SystemScientific Programming10.1155/2016/43863622016(6)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1155/2016/4386362
Won JGratz PShakkottai SHu J(2016)Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and MemoryACM Transactions on Design Automation of Electronic Systems10.1145/289739421:4(1-25)Online publication date: 27-May-2016
https://dl.acm.org/doi/10.1145/2897394
Show More Cited By

Index Terms

Dynamic frequency and voltage control for a multiple clock domain microarchitecture

Recommendations

Compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture
CF '08: Proceedings of the 5th conference on Computing frontiers

Multiple Clock Domain processors provide an attractive solution to the increasingly challenging problems of clock distribution and power dissipation. They allow their chips to be partitioned into different clock domains, and each domain's frequency (...
Multiple clock domain microarchitecture design and analysis
Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor
ISCA 2003

A Multiple Clock Domain (MCD) processor addresses the challenges of clock distribution and power dissipation by dividing a chip into several (coarse-grained) clock domains, allowing frequency and voltage to be reduced in domains that are not currently ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture

November 2002

442 pages

ISBN:0769518591

Conference Chair:
Erik Altman
IBM
,
General Chair:
Kemal Ebcioǧlu
IBM
,
Program Chairs:
Scott Mahlke
University of Michigan
,
B. Ramakrishna Rau
Hewlett-Packard Laboratories
,
Publications Chair:
Sanjay Patel
University of Illinois

Sponsors

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 18 November 2002

Check for updates

Qualifiers

Article

Conference

Micro-35

Sponsor:

SIGMICRO

Micro-35: 35th Annual International Symposium on Microarchitecture

November 18 - 22, 2002

Istanbul, Turkey

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Upcoming Conference

MICRO '24

Sponsor:
sigmicro

57th Annual IEEE/ACM International Symposium on Microarchitecture

November 2 - 6, 2024

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

63
Total Citations
View Citations
456
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 16 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Wu HWang TYuan ZPeng CLi ZTan ZDing BLi XLi YLiu JLu SVan der Merwe KGreenstein BSrinivasan K(2017)The Tick Programmable Low-Latency SDR SystemProceedings of the 23rd Annual International Conference on Mobile Computing and Networking10.1145/3117811.3117834(101-113)Online publication date: 4-Oct-2017
https://dl.acm.org/doi/10.1145/3117811.3117834
Huang WWang ZDong MQian Z(2016)A Two-Tier Energy-Aware Resource Management for Virtualized Cloud Computing SystemScientific Programming10.1155/2016/43863622016(6)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1155/2016/4386362
Won JGratz PShakkottai SHu J(2016)Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and MemoryACM Transactions on Design Automation of Electronic Systems10.1145/289739421:4(1-25)Online publication date: 27-May-2016
https://dl.acm.org/doi/10.1145/2897394
Lin CHuang CKuan CHuang SLee J(2015)The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore SystemsACM Transactions on Design Automation of Electronic Systems10.1145/269983420:2(1-27)Online publication date: 2-Mar-2015
https://dl.acm.org/doi/10.1145/2699834
Lin CKuan CShih WLee J(2015)Compilers for Low Power with Design Patterns on Embedded Multicore SystemsJournal of Signal Processing Systems10.1007/s11265-014-0917-980:3(277-293)Online publication date: 1-Sep-2015
https://dl.acm.org/doi/10.1007/s11265-014-0917-9
Huang WShi JWang ZQian Z(2015)BiTEMProceedings, Part II, of the 15th International Conference on Algorithms and Architectures for Parallel Processing - Volume 952910.1007/978-3-319-27122-4_34(494-508)Online publication date: 18-Nov-2015
https://dl.acm.org/doi/10.1007/978-3-319-27122-4_34
Chen XXu ZKim HGratz PHu JKishinevsky MOgras U(2013)In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level cachesACM Transactions on Design Automation of Electronic Systems10.1145/250490518:4(1-21)Online publication date: 25-Oct-2013
https://dl.acm.org/doi/10.1145/2504905
Chakraborty KRoy S(2013)Architecturally homogeneous power-performance heterogeneous multicore systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2012.219914221:4(670-679)Online publication date: 1-Apr-2013
https://dl.acm.org/doi/10.1109/TVLSI.2012.2199142
Sartor JEeckhout L(2012)Exploring multi-threaded Java application performance on multicore hardwareACM SIGPLAN Notices10.1145/2398857.238463847:10(281-296)Online publication date: 19-Oct-2012
https://dl.acm.org/doi/10.1145/2398857.2384638
Sartor JEeckhout LLeavens GDwyer M(2012)Exploring multi-threaded Java application performance on multicore hardwareProceedings of the ACM international conference on Object oriented programming systems languages and applications10.1145/2384616.2384638(281-296)Online publication date: 19-Oct-2012
https://dl.acm.org/doi/10.1145/2384616.2384638
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents