default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID30th ARCS 2017: Vienna, Austria
- Jens Knoop, Wolfgang Karl, Martin Schulz, Koji Inoue, Thilo Pionteck:
Architecture of Computing Systems - ARCS 2017 - 30th International Conference, Vienna, Austria, April 3-6, 2017, Proceedings. Lecture Notes in Computer Science 10172, Springer 2017, ISBN 978-3-319-54998-9
Resilience
- Thiago Santini, Christoph Borchert, Christian Dietrich
, Horst Schirmeier, Martin Hoffmann, Olaf Spinczyk, Daniel Lohmann, Flávio Rech Wagner, Paolo Rech:
Effectiveness of Software-Based Hardening for Radiation-Induced Soft Errors in Real-Time Operating Systems. 3-15 - Florian Haas, Sebastian Weis, Theo Ungerer, Gilles Pokam, Youfeng Wu:
Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support. 16-30
Accelerators
- Michael Bromberger, Steffen Ehrle, Michael Scharrer, Lukas Erlinghagen, Jens Schick:
OpenCL-Based 6D-Vision on Heterogeneous System on Chips. 33-46 - Christopher Blochwitz, Julian Wolff, Jan Moritz Joseph, Stefan Werner, Dennis Heinrich, Sven Groppe, Thilo Pionteck:
Hardware-Accelerated Radix-Tree Based String Sorting for Big Data Applications. 47-58 - James Clarkson, Christos Kotselidis, Gavin Brown, Mikel Luján:
Boosting Java Performance Using GPGPUs. 59-70
System and Application Performance
- Stefan Lankes, Simon Pickartz, Jens Breitbart:
A Low Noise Unikernel for Extrem-Scale Systems. 73-84 - Saman Khoshbakht, Nikitas Dimopoulos:
A New Approach to Detecting Execution Phases Using Performance Monitoring Counters. 85-96
Memory Systems
- Tameesh Suri, Aneesh Aggarwal:
Adaptive and Scalable Predictive Page Policies for High Core-Count Server CPUs. 99-110 - Julie Dumas, Eric Guthmuller, César Fuguet Tortolero, Frédéric Pétrot:
A Method for Fast Evaluation of Sharing Set Management Strategies in Cache Coherence Protocols. 111-123 - Mahzabeen Islam, Krishna M. Kavi, Mitesh R. Meswani, Soumik Banerjee, Nuwan Jayasena:
HBM-Resident Prefetching for Heterogeneous Memory System. 124-136
Parallelism and Many-Core Systems
- Jörg Mische, Martin Frieb, Alexander Stegmeier, Theo Ungerer:
Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing. 139-151 - Elham Momenzadeh, Mehdi Modarressi, Abbas Mazloumi, Masoud Daneshtalab:
Parallel Forwarding for Efficient Bandwidth Utilization in Networks-on-Chip. 152-163 - Solomon Abera, M. Balakrishnan, Anshul Kumar:
PLSS: A Scheduler for Multi-core Embedded Systems. 164-176 - Anthony Brandon, Joost Hoozemans, Jeroen van Straten, Stephan Wong:
Exploring ILP and TLP on a Polymorphic VLIW Processor. 177-189
Scheduling
- Damian Ludwig, Roman Obermaisser:
Scheduling of Datacompression on Distributed Systems with Time- and Event-Triggered Messages. 193-204 - Muhammad Ali Awan, Konstantinos Bletsas, Pedro F. Souto, Eduardo Tovar:
Semi-partitioned Mixed-Criticality Scheduling. 205-218
Power and Energy
- Marko Scrbak, Joseph L. Greathouse, Nuwan Jayasena, Krishna M. Kavi:
DVFS Space Exploration in Power Constrained Processing-in-Memory Systems. 221-233 - Andreas Oeldemann, Thomas Wild, Andreas Herkersdorf:
Reducing Data Center Resource Over-Provisioning Through Dynamic Load Management for Virtualized Network Functions. 234-247 - Frehiwot Melak Arega, Markus Hähnel, Waltenegus Dargie:
Dynamic Power Management in a Heterogeneous Processor Architecture. 248-260
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-21 20:37 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
