Abstract
In this paper, we define the problem of spatial mapping. We present reasons why performing spatial mappings at run-time is both necessary and desirable. We propose what is—to our knowledge—the first attempt at a formal description of spatial mappings for the embedded real-time streaming application domain. Thereby, we introduce criteria for a qualitative comparison of these spatial mappings. As an illustration of how our formalization relates to practice, we relate our own spatial mapping algorithm to the formal model.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
Abnous, A.: Low-power domain-specific processors for digital signal processing. PhD thesis, University of California, Berkeley (2001)
Benini L., De Micheli G.: Networks on chips: a new soc paradigm. Computer 35(1), 70–78 (2002)
Buttazzo G.C.: Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer Academic Publishers, Norwell (1997)
Chou, C.-L., Marculescu, R.: Incremental run-time application mapping for homogeneous nocs with multiple voltage levels. In: CODES+ISSS ’07: Proceedings of the 5th IEEE/ACM International Conference on Hardware/software Codesign and System Synthesis, pp. 161–166. ACM, New York, NY, USA (2007)
Dally W.J., Kapasi U.J., Khailany B., Ahn J.H., Das A.: Stream processors: programmability and efficiency. Queue 2(1), 52–62 (2004)
ETSI: Broadband Radio Access Networks (BRAN); HiperLAN type 2; Physical (PHY) layer, ETSI TS 101 475 v1.2.2 (2001–02), (2001)
Ghamarian, A.H., Geilen, M.C.W., Sander, S., Basten, T., Moonen, A.J.M., Bekooij, M., Theelen, B.D., Mousavi, M.R.: Throughput analysis of synchronous data flow graphs, pp. 25–36 (2006)
Held, I., Vandewiele, B.: Avispa ch—embedded communications signal processor for multi-standard digital television (2006)
Heysters, P.M.: Coarse-grained reconfigurable processors—flexibility meets efficiency. PhD thesis, University of Twente, Enschede, The Netherlands (2004)
Kahle J.A., Day M.N., Hofstee H.P., Johns C.R., Maeurer T.R., Shippy D.: Introduction to the cell multiprocessor. IBM J. Res. Dev. 49(4/5), 589–604 (2005)
Kavaldjiev, N.: A run-time reconfigurable network-on-chip for streaming DSP applications. PhD thesis, University of Twente (2006)
Kim, J.-K., Shivle, S., Siegel, H.J., Maciejewski, A.A., Braun, T.D., Schneider, M., Tideman, S., Chitta, R., Dilmaghani, R.B., Joshi, R., Kaul, A., Sharma, A., Sripada, S., Vangari, P., Yellampalli, S.S.: Dynamic mapping in a heterogeneous environment with tasks having priorities and multiple deadlines. In: IPDPS ’03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p. 98.1. IEEE Computer Society, Washington, DC, USA (2003)
Kumar, A., Mesman, B., Theelen, B., Corporaal, H., Yajun, H.: Resource manager for non-preemptive heterogeneous multiprocessor system-on-chip. In: ESTMED ’06: Proceedings of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, pp. 33–38. IEEE Computer Society, Washington, DC, USA (2006)
Keqin L.: Optimal load distribution in nondedicated heterogeneous cluster and grid computing environments. J. Syst. Archit. 54(1–2), 111–123 (2008)
Kai L., Subrata R., Zomaya A.Y.: On the performance-driven load distribution for heterogeneous computational grids. J. Comput. Syst. Sci. 73(8), 1191–1206 (2007)
Marcon, C., Borin, A., Susin, A., Carro, L., Wagner, F.: Time and energy efficient mapping of embedded applications onto nocs. In: ASP-DAC ’05: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, pp. 33–38. ACM, New York (2005)
Moreira, O., Jan-David Mol, J., Bekooij, M.: Online resource management in a multiprocessor with a network-on-chip. In: SAC ’07: Proceedings of the 2007 ACM Symposium on Applied Computing, pp. 1557–1564. ACM, New York (2007)
Nollet, V., Marescaux, T., Avasare, P., Mignolet, J-Y.: Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In: DATE ’05: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 234–239. IEEE Computer Society, Washington, DC, USA (2005)
Ojanpera T., Prasad R.: An overview of air interface multiple access for imt-2000/umts. IEEE Commun. Mag. 36(9), 82–95 (1998)
Primentel A.D.: The artemis workbench for system-level performance evaluation of embedded systems. Int. J. Embed. Syst. 3(3), 181–196 (2008)
Qemu homepage. http://www.nongnu.org/qemu/ [cited 2009-03-13]
Smit, G.J.M., Kokkeler, A.B.J., Wolkotte, P.T., Hölzenspies, P.K.F., van de Burgwal, M.D., Heysters, P.M.: The chameleon architecture for streaming dsp applications. EURASIP J. Embed. Syst. 78082 (2007)
Smit, L.T., Hurink, J.L., Smit, G.J.M.: Run-time mapping of applications to a heterogeneous soc. In: Proceedings of the 2005 International Symposium on System-on-Chip, pp. 78–81. IEEE Computer Society (2005)
Srinivasan K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005. ISLPED ’05, pp. 387–392 (2005)
Stankovic J.A.: Misconceptions about real-time computing: a serious problem for next-generation systems. Computer 21(10), 10–19 (1988)
Stiliadis D., Varma A.: Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw. 6(5), 611–624 (1998)
Tilera Corporation: Tile64TM processor product brief. Corporate product brief (2008)
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., Borkar, N.: An 80-tile 1.28 tflops network-on-chip in 65nm cmos. In: Proceedings of the IEEE International Solid State Circuits Conference (2007)
Wiggers, M., Bekooij, M., Jansen, P.G., Smit, G.J.M.: Efficient computation of buffer capacities for cyclo-static real-time systems with back-pressure. In: Proc. 13th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS’07, pp. 281–292. IEEE Computer Society, Los Alamitos, CA, United States, April (2007)
Wolkotte, P.T.: Exploration within the network-on-chip paradigm. PhD thesis, University of Twente, Enschede, January (2009)
Ykman-Couvreur, Ch., Nollet, V., Catthoor, Fr., Corporaal, H.: Fast multi-dimension multi-choice knapsack heuristic for mp-soc run-time management. International Symposium on System-on-Chip, 2006, pp. 1–4, November (2006)
Ykman-Couvreur Ch., Nollet V., Marescaux Th., Brockmeyer E., Catthoor Fr., Corporaal H.: Design-time application mapping and platform exploration for mp-soc customised run-time management. Comput. Digit. Tech., IET 1(2), 120–128 (2007)
Acknowledgments
We would like to thank the reviewers for some very helpful comments, questions and suggestions.
Open Access
This article is distributed under the terms of the Creative Commons Attribution Noncommercial License which permits any noncommercial use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Open Access This is an open access article distributed under the terms of the Creative Commons Attribution Noncommercial License (https://creativecommons.org/licenses/by-nc/2.0), which permits any noncommercial use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.
About this article
Cite this article
Hölzenspies, P.K.F., ter Braak, T.D., Kuper, J. et al. Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems. Int J Parallel Prog 38, 68–83 (2010). https://doi.org/10.1007/s10766-009-0120-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10766-009-0120-y