BRAM-based function reuse for multi-core architectures in FPGAs
www.sciencedirect.com › article › pii
This reuse mechanism that uses BRAMs and is configurable for both precise and approximate modes can be easily used to optimize the execution of any given ...
We demonstrate that cores sharing the RT can reach performance levels as the former case (a dedicated RT per core), but demanding less FPGA BRAM, which can be ...
The proposed platform utilizes an anticore based design flow, which allows the fusion of HDL based designs with evolved cores which are elaborated at run time.
Precise reuse, in single and multi-core scenarios, is assessed by running applications that use a software library to emulate floating point operations.
Download 12 pages fulltext PDF article from 2018 journal: BRAM-based function reuse for multi-core architectures in FPGAs.
Feb 22, 2020 · Bibliographic details on BRAM-based function reuse for multi-core architectures in FPGAs.
Download BRAM-based function reuse for multi-core architectures in FPGAs PDF.
People also ask
What is the use of Bram in FPGA?
Do we need to reprogram the FPGA once powered off?
Oct 12, 2021 · ... BRAM as cache would probably be the best, preferably with multiple simultaneous ports. A separate multi-port instruction and data cache ...
BRAM-based function reuse for multi-core architectures in FPGAs. Pedro H. Exenberger Becker, Anderson L. Sartor, Marcelo Brandalero, Antonio Carlos Schneider ...
Abstract. Many modern FPGA-based soft-processor designs must include dedicated hardware modules to satisfy the requirements of a wide range of applications.