In this work, we propose an automated exploration mechanism for adjusting two-level cache hierarchies in order to reduce energy consumption for embedded ...
Oct 17, 2006 · In this work, we propose an automated exploration mechanism for adjusting two-level cache hierarchies in order to reduce energy consumption for ...
Configurable cache tuning architectures for embedded systems applications can dramatically reduce energy consumption. Existing state-of-the-art.
Configurable cache tuning architectures for embedded systems applications can dramatically reduce energy consumption. Existing state-of-the-art heuristics ...
This paper presents a design tool for adjusting a two-level cache memory hierarchy that uses a fast non-dominated sorting algorithm (NSGAII) in order to provide ...
Sep 28, 2010 · Tuning cache hierarchies in platforms for embedded systems can significantly reduce energy consumption. In this paper we combined two ...
Jan 1, 2011 · In this paper we combined two optimization methods for tuning both instruction and data cache configurations in a two-level memory hierarchy.
People also ask
We determined the energy of the system using both estimation methods and measurements. We obtained the dynamic energy consumed by a cache fetch for each cache.
Missing: Mechanism | Show results with:Mechanism
Abstract. Tuning a configurable cache subsystem to an application can greatly reduce memory hierarchy energy consumption. Previous tuning methods use a ...
Missing: Mechanism | Show results with:Mechanism
instruction cache has lower energy consumption when way prediction is used ... caches for a two level cache hierarchy explores 432 cache configurations.
Missing: Mechanism | Show results with:Mechanism