Design and Implementation of High-efficiency LDPC Encoder Based on DSP
Abstract
References
Index Terms
- Design and Implementation of High-efficiency LDPC Encoder Based on DSP
Recommendations
Low-floor decoders for LDPC codes
One of the most significant impediments to the use of LDPC codes in many communication and storage systems is the error-rate floor phenomenon associated with their iterative decoders. The error floor has been attributed to certain subgraphs of an LDPC ...
Toward low LDPC-code floors: a case study
While LDPC codes have been widely acclaimed in recent years for their near-capacity performance, they have not found their way into many important applications. For some cases, this is due to their increased decoding complexity relative to the classical ...
New approach in LDPC codes
EHAC'08: Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communicationsrecent researches have shown that in designing the LDPC coding systems, optimizing the code's performance from the error correction view, makes the implementation of decoder and encoder circuits difficult. Also emphasizing on simplifying the decoder and ...
Comments
Information & Contributors
Information
Published In
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Short-paper
- Research
- Refereed limited
Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 22Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format