"Gate delay fault test generation for non-scan circuits."

G. Van Brakel et al. (1995)

Details and statistics

DOI: 10.1109/EDTC.1995.470379

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-20

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.