"Reconfigurable 1-Bit Processor Array with Reduced Wirng Area."

Nobuo Nakai et al. (2005)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2006-02-07

- no documents available
- export record
  dblp key:
  - conf/ersa/NakaiNYW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/NakaiNYW05
Nobuo Nakai, Masaki Nakanishi, Shigeru Yamashita, Katsumasa Watanabe:
Reconfigurable 1-Bit Processor Array with Reduced Wirng Area. ERSA 2005: 225-234

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.