default search action
"A multilevel parasitic interconnect capacitance modeling and extraction ..."
Mankoo Lee (1998)
- Mankoo Lee:
A multilevel parasitic interconnect capacitance modeling and extraction for reliable VLSI on-chip clock delay evaluation. IEEE J. Solid State Circuits 33(4): 657-661 (1998)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.