"A 50-Gbit/s 450-mW Full-Rate 4: 1 Multiplexer With Multiphase Clock ..."

Toshihide Suzuki et al. (2007)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.891495

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SuzukiKNYTMH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SuzukiKNYTMH07
Toshihide Suzuki, Yoichi Kawano, Yasuhiro Nakasha, Shinji Yamaura, Tsuyoshi Takahashi, Kozo Makiyama, Tatsuya Hirose:
A 50-Gbit/s 450-mW Full-Rate 4: 1 Multiplexer With Multiphase Clock Architecture in 0.13-µm InP HEMT Technology. IEEE J. Solid State Circuits 42(3): 637-646 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.